FEATURES
225 ps Propagation Delay through the Switch
$4.5 \Omega$ Switch Connection between Ports
Data Rate 1.244 Gbps
2.5 V/3.3 V Supply Operation

Selectable Level Shifting/Translation
Level Translation
3.3 V to 2.5 V
3.3 V to 1.8 V
2.5 V to 1.8 V

Small Signal Bandwidth 610 MHz
8-Lead SOT-23 Package

## APPLICATIONS

3.3 V to 1.8 V Voltage Translation
3.3 V to 2.5 V Voltage Translation
2.5 V to 1.8 V Voltage Translation

Docking Stations
Memory Switching
Analog Switch Applications

## GENERAL DESCRIPTION

The ADG3249 is a 2.5 V or 3.3 V , high performance $2: 1$ multiplexer/demultiplexer bus switch. It is designed on a low voltage CMOS process, which provides low power dissipation yet gives high switching speed and very low on resistance. This allows the input to be connected to the output without additional propagation delay or generating additional ground bounce noise.
Each switch of the ADG3249 conducts equally well in both directions when on. The ADG3249 exhibits break-before-make switching action, preventing momentary shorting when switching channels.
This device is ideal for applications requiring level translation. When operated from a 3.3 V supply, level translation from 3.3 V inputs to 2.5 V outputs is allowed. Similarly, if the device is operated from 2.5 V supply and 2.5 V inputs are applied, the device will translate the outputs to 1.8 V . In addition, a level translating pin ( $\overline{\mathrm{SEL}}$ ) is included. When $\overline{\mathrm{SEL}}$ is low, $\mathrm{V}_{\mathrm{CC}}$ is reduced internally, allowing for level translating between 3.3 V inputs and 1.8 V outputs.
The ADG3249 is available in a tiny 8-lead SOT-23 package.

REV. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

## FUNCTIONAL BLOCK DIAGRAM



## PRODUCT HIGHLIGHTS

1. 3.3 V or 2.5 V supply operation.
2. Extremely low propagation delay through switch.
3. $4.5 \Omega$ switches connect inputs to outputs.
4. Tiny SOT-23 package.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

| Parameter | Symbol | Conditions | B Version |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ ${ }^{2}$ | Max |  |
| DC ELECTRICAL CHARACTERISTICS <br> Input High Voltage <br> Input Low Voltage <br> Input Leakage Current OFF State Leakage Current ON State Leakage Current Maximum Pass Voltage | $\mathrm{V}_{\text {INH }}$ <br> $\mathrm{V}_{\text {INH }}$ <br> $\mathrm{V}_{\text {INL }}$ <br> $\mathrm{V}_{\mathrm{INL}}$ <br> II <br> $\mathrm{I}_{\mathrm{OZ}}$ <br> $V_{P}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V} \text { to } 2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V} \text { to } 2.7 \mathrm{~V} \\ & 0 \leq \mathrm{A}, \mathrm{~B} \leq \mathrm{V}_{\mathrm{CC}} \\ & 0 \leq \mathrm{A}, \mathrm{~B} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{A}} / \mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{CC}}=\overline{\mathrm{SEL}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-5 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{A}} / \mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{CC}}=\overline{\mathrm{SEL}}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-5 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{A}} / \mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \overline{\mathrm{SEL}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=-5 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.7 \end{aligned}$ <br> 2.0 <br> 1.5 $1.5$ | $\begin{aligned} & \pm 0.01 \\ & \pm 0.01 \\ & \pm 0.01 \\ & 2.5 \\ & 1.8 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.7 \\ & \pm 1 \\ & \pm 1 \\ & \pm 1 \\ & 2.9 \\ & 2.1 \\ & 2.1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| CAPACITANCE ${ }^{3}$ <br> A Port Off Capacitance B Port Off Capacitance A, B Port On Capacitance Control Input Capacitance | $\begin{aligned} & \mathrm{C}_{\mathrm{A}} \mathrm{OFF} \\ & \mathrm{C}_{\mathrm{B}} \mathrm{OFF} \\ & \mathrm{C}_{\mathrm{A}}, \mathrm{C}_{\mathrm{B}} \mathrm{ON} \\ & \mathrm{C}_{\mathrm{IN}}, \mathrm{C}_{\overline{S E L}} \\ & \mathrm{C}_{\overline{\mathrm{EN}}} \end{aligned}$ | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz} ; \overline{\mathrm{EN}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{f}=1 \mathrm{MHz} ; \overline{\mathrm{EN}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 3.5 \\ & 4.5 \\ & 8.5 \\ & 4 \\ & 6.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \\ & \mathrm{pF} \\ & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |
| SWITCHING CHARACTERISTICS ${ }^{3}$ <br> Propagation Delay A to B or B to A, $\mathrm{t}_{\mathrm{PD}}{ }^{4}$ Propagation Delay Matching ${ }^{5}$ Bus Enable Time $\overline{\mathrm{EN}}$ to A or $\mathrm{B}^{6}$ Bus Disable Time $\overline{\mathrm{EN}}$ to A or $\mathrm{B}^{6}$ Bus Enable Time $\overline{\mathrm{EN}}$ to A or $\mathrm{B}^{6}$ Bus Disable Time $\overline{\mathrm{EN}}$ to A or $\mathrm{B}^{6}$ Bus Enable Time $\overline{\mathrm{EN}}$ to A or $\mathrm{B}^{6}$ Bus Disable Time $\overline{\mathrm{EN}}$ to A or $\mathrm{B}^{6}$ Break-before-Make Time Transition Time Maximum Data Rate Channel Jitter | $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ <br> $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ <br> $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\text {PLZ }}$ <br> $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ <br> $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\text {PLZ }}$ <br> $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ <br> $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\text {PLZ }}$ <br> $\mathrm{t}_{\text {вBM }}$ <br> $\mathrm{t}_{\text {TRANS }}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{CC}}=\overline{\mathrm{SEL}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} ; \overline{\mathrm{SEL}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} ; \overline{\mathrm{SEL}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} ; \overline{\mathrm{SEL}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} ; \overline{\mathrm{SEL}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V} \text { to } 2.7 \mathrm{~V} ; \overline{\mathrm{SEL}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V} \text { to } 2.7 \mathrm{~V} ; \overline{\mathrm{SEL}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{R}_{\mathrm{L}}=510 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=510 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \overline{\mathrm{SEL}}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{R}_{\mathrm{L}}=510 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \overline{\mathrm{SEL}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\overline{\mathrm{SEL}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{A}} / \mathrm{V}_{\mathrm{B}}=2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\overline{\mathrm{SEL}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{A}} / \mathrm{V}_{\mathrm{B}}=2 \mathrm{~V} \end{aligned}$ | $1$ | $\begin{aligned} & 3.5 \\ & 5.5 \\ & 3.2 \\ & 4.5 \\ & 3.5 \\ & 4 \\ & 10 \\ & 16 \\ & 15 \\ & 1.244 \\ & 45 \end{aligned}$ | 0.225 5 4.8 8.2 4.5 7.7 4.6 5.8 29 22 |  |
| DIGITAL SWITCH <br> On Resistance <br> On Resistance Matching | $\mathrm{R}_{\mathrm{ON}}$ $\Delta \mathrm{R}_{\mathrm{ON}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \overline{\mathrm{SEL}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{BA}}=8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V}, \overline{\mathrm{SEL}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{A}}=1.7 \mathrm{~V}, \mathrm{I}_{\mathrm{BA}}=8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}, \overline{\mathrm{SEL}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{BA}}=8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}, \overline{\mathrm{SEL}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{A}}=1 \mathrm{~V}, \mathrm{I}_{\mathrm{BA}}=8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V}, \overline{\mathrm{SEL}}=0 \mathrm{~V} \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{BA}}=8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V}, \overline{\mathrm{SEL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=1 \mathrm{~V}, \mathrm{I}_{\mathrm{BA}}=8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V}, \overline{\mathrm{SEL}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{A}}=8 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V}, \overline{\mathrm{SEL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{A}}=8 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 4.5 \\ & 12 \\ & 5 \\ & 9 \\ & 5 \\ & 12 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 8 \\ & 28 \\ & 9 \\ & 18 \\ & 8 \\ & \\ & 0.5 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| POWER REQUIREMENTS <br> $V_{C C}$ <br> Quiescent Power Supply Current <br> Increase in $\mathrm{I}_{\mathrm{CC}}$ per Input ${ }^{7}$ | $\mathrm{I}_{\mathrm{CC}}$ <br> $\Delta \mathrm{I}_{\mathrm{CC}}$ | Digital Inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{SEL}}=\mathrm{V}_{\mathrm{CC}}$ <br> Digital Inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}} ; \overline{\mathrm{SEL}}=0 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \overline{\mathrm{EN}}=3.0 \mathrm{~V} ; \overline{\mathrm{SEL}}=\mathrm{V}_{\mathrm{CC}} ; \mathrm{IN}=\mathrm{V}_{\mathrm{CC}}$ | 2.3 | $\begin{aligned} & 0.01 \\ & 0.1 \\ & 0.15 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 1 \\ & 0.2 \\ & 8 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mu \mathrm{~A} \\ & \mathrm{~mA} \\ & \mu \mathrm{~A} \end{aligned}$ |

## NOTES

${ }^{1}$ Temperature range is as follows: B Version: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ Typical values are at $25^{\circ} \mathrm{C}$, unless otherwise stated.
${ }^{3}$ Guaranteed by design, not subject to production test.
${ }^{4}$ The digital switch contributes no propagation delay other than the RC delay of the typical $\mathrm{R}_{\mathrm{ON}}$ of the switch and the load capacitance when driven by an ideal voltage source. Since the time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the digital switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
${ }^{5}$ Propagation delay matching between channels is calculated from the on resistance matching and load capacitance of 50 pF .
${ }^{6}$ See Timing Measurement Information section.
${ }^{7}$ This current applies to the control pin $\overline{\mathrm{EN}}$ only. The A and B ports contribute no significant ac or dc currents as they transition.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS*

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.)
$\mathrm{V}_{\mathrm{CC}}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +4.6 V
Digital Inputs to GND . . . . . . . . . . . . . . . . . -0.5 V to +4.6 V
DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +4.6 V
DC Output Current . . . . . . . . . . . . . . . . . . 25 mA per Channel
Operating Temperature Range
Industrial (B Version) . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
$\theta_{\mathrm{JA}}$ Thermal Impedance . . . . . . . . . . . . . . . . . . . . . . $206^{\circ} \mathrm{C} / \mathrm{W}$
Lead Temperature, Soldering ( 10 sec ) . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
IR Reflow, Peak Temperature ( $<20 \mathrm{sec}$ ) . . . . . . . . . . . . $235^{\circ} \mathrm{C}$
*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

## PIN CONFIGURATION <br> 8-Lead SOT-23



Table I. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | $\overline{\text { EN }}$ | Enable (Active Low) |
| 2 | A0 | Port A0, Input or Output |
| 3 | A1 | Port A1, Input or Output |
| 4 | GND | Ground Reference |
| 5 | B | Port B, Input or Output |
| 6 | IN | Channel Select |
| 7 | $\overline{\mathrm{SEL}}$ | Level Translation Select |
| 8 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive Power Supply Voltage |

Table II. Truth Table

| $\overline{\text { EN }}$ | IN | SEL ${ }^{*}$ | FUNCTION |
| :---: | :---: | :---: | :---: |
| H | X | X | Disconnect |
| L | L | L | $\mathrm{A} 0=\mathrm{B} ; 3.3 \mathrm{~V}$ to 1.8 V Level Shifting |
| L | L | H | $\mathrm{A} 0=\mathrm{B} ; 3.3 \mathrm{~V}$ to 2.5 V/2.5 V to 1.8 V Level Shifting |
| L | H | L | $\mathrm{A} 1=\mathrm{B} ; 3.3 \mathrm{~V}$ to 1.8 V Level Shifting |
| L | H | H | $\mathrm{A} 1=\mathrm{B} ; 3.3 \mathrm{~V}$ to 2.5 V/2.5 V to 1.8 V Level Shifting |

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package | Branding |
| :--- | :--- | :--- | :--- | :--- |
| ADG3249BRJ-R2 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOT-23 (Small Outline Transistor Package) | RJ-8 | SHA |
| ADG3249BRJ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOT-23 (Small Outline Transistor Package) | RJ-8 | SHA |
| ADG3249BRJ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOT-23 (Small Outline Transistor Package) | RJ-8 | SHA |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG3249 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## TERMINOLOGY

| $\mathrm{V}_{\mathrm{CC}}$ | Positive Power Supply Voltage. <br> Ground (0 V) Reference. <br> GND |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{INH}}$ | Minimum Input Voltage for Logic 1. <br> Maximum Input Voltage for Logic 0. |
| $\mathrm{~V}_{\mathrm{INL}}$ | Input Leakage Current at the Control Inputs. <br> $\mathrm{I}_{\mathrm{I}}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | OFF State Leakage Current. It is the maximum leakage current at the switch pin in the OFF state. <br> ON State Leakage Current. It is the maximum leakage current at the switch pin in the ON state. <br> Maximum Pass Voltage. The maximum pass voltage relates to the clamped output voltage of an NMOS device when <br> the switch input voltage is equal to the supply voltage. <br> $\mathrm{I}_{\mathrm{OL}}$ |
| $\mathrm{V}_{\mathrm{P}}$ |  |$\quad$| Ohmic Resistance Offered by a Switch in the ON State. It is measured at a given voltage by forcing a specified |
| :--- |
| amount of current through the switch. |

## Typical Performance Characteristics-ADG3249



TPC 1. On Resistance vs. Input Voltage


TPC 4. On Resistance vs. Input Voltage for Different Temperatures


TPC 7. Pass Voltage vs. $V_{c c}$


TPC 2. On Resistance vs. Input Voltage


TPC 5. On Resistance vs. Input Voltage for Different Temperatures


TPC 8. Pass Voltage vs. $V_{c c}$


TPC 3. On Resistance vs. Input Voltage


TPC 6. Pass Voltage vs. $V_{c c}$


TPC 9. ICC vs. Enable Frequency


TPC 10. Output Low Characteristic


TPC 13. Bandwidth vs. Frequency


TPC 16. Enable/Disable Time vs. Temperature


TPC 11. Output High Characteristic


TPC 14. Crosstalk vs. Frequency


TPC 17. Enable/Disable Time vs. Temperature


TPC 12. Charge Injection vs. Source Voltage


TPC 15. Off Isolation vs.
Frequency


TPC 18. Jitter vs. Data Rate; PRBS 31


TPC 19. Eye Width vs. Data Rate; PRBS 31


TPC 20. Eye Pattern; 1.244 Gbps, $V_{C C}=3.3 \mathrm{~V}$, PRBS 31


TPC 21. Eye Pattern; 1 Gbps, $V_{C C}=2.5 \mathrm{~V}$, PRBS 31

TIMING MEASUREMENT INFORMATION
For the following load circuit and waveforms, the notation that is used is $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$ where
$V_{I N}=V_{A}$ and $V_{\text {OUT }}=V_{B}$ or $V_{I N}=V_{B}$ and $V_{\text {OUT }}=V_{A}$



Figure 2. Propagation Delay

NOTES
PULSE GENERATOR FOR ALL PULSES: $\mathrm{t}_{\mathrm{R}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{F}} \leq \mathbf{2 . 5 n s}$,
FREQUENCY $\leq 10 \mathrm{MHz}$.
$C_{L}$ INCLUDES BOARD, STRAY, AND LOAD CAPACITANCES.
$\mathrm{R}_{\mathrm{T}}$ ISTHETERMINATION RESISTOR, SHOULD BE EQUALTO $\mathrm{Z}_{\text {OUT }}$ OFTHE PULSE GENERATOR.

Figure 1. Load Circuit

Test Conditions

| Symbol | $\mathbf{V}_{\mathbf{C C}}=\mathbf{3 . 3} \mathbf{V} \pm \mathbf{0 . 3} \mathbf{V}\left(\overline{\mathbf{S E L}}=\mathbf{V}_{\mathbf{C C}}\right)$ | $\mathbf{V}_{\mathbf{C C}}=\mathbf{2 . 5} \mathbf{V} \pm \mathbf{0 . 2} \mathbf{V}\left(\overline{\mathbf{S E L}}=\mathbf{V}_{\mathbf{C C}}\right)$ | $\mathbf{V}_{\mathbf{C C}}=\mathbf{3 . 3} \mathbf{V} \pm \mathbf{0 . 3} \mathbf{V}(\overline{\mathbf{S E L}}=\mathbf{0} \mathbf{V})$ | $\mathbf{U n i t}$ |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\mathrm{L}}$ | 500 | 500 | 500 | $\Omega$ |
| $\mathrm{~V}_{\Delta}$ | 300 | 150 | 150 | mV |
| $\mathrm{C}_{\mathrm{L}}$ | 50 | 30 | 30 | pF |
| $\mathrm{V}_{\mathrm{T}}$ | 1.5 | 0.9 | 0.9 | V |



Table III. Switch Position

| Test | $\mathbf{S} 1$ |
| :--- | :--- |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PZL }}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\text {PZH }}$ | GND |

Figure 3. Enable and Disable Times

## BUS SWITCH APPLICATIONS

## Mixed Voltage Operation, Level Translation

Bus switches can provide an ideal solution for interfacing between mixed voltage systems. The ADG3249 is suitable for applications where voltage translation from 3.3 V technology to a lower voltage technology is needed. This device can translate from 2.5 V to 1.8 V , or bidirectionally from 3.3 V directly to 2.5 V .
Figure 4 shows a block diagram of a typical application in which a user needs to interface between a 3.3 V ADC and a 2.5 V microprocessor. The microprocessor may not have 3.3 V tolerant inputs, therefore placing the ADG3249 between the two devices allows the devices to communicate easily. The bus switch directly connects the two blocks, thus introducing minimal propagation delay, timing skew, or noise.


Figure 4. Level Translation between a 3.3 V ADC and a 2.5 V Microprocessor

### 3.3 V to 2.5 V Translation

When $\mathrm{V}_{\mathrm{CC}}$ is $3.3 \mathrm{~V}(\overline{\mathrm{SEL}}=3.3 \mathrm{~V})$ and the input signal range is 0 V to $\mathrm{V}_{\mathrm{CC}}$, the maximum output signal will be clamped to within a voltage threshold below the $\mathrm{V}_{\mathrm{CC}}$ supply. In this case, the output will be limited to 2.5 V , as shown in Figure 6. This device can be used for translation from 2.5 V to 3.3 V devices and also between two 3.3 V devices.


Figure 5. 3.3 V to 2.5 V Voltage Translation, $\overline{S E L}=V_{C C}$


Figure 6. 3.3 V to 2.5 V Voltage Translation, $\overline{S E L}=V_{C C}$

### 2.5 V to 1.8 V Translation

When $\mathrm{V}_{\mathrm{CC}}$ is $2.5 \mathrm{~V}(\overline{\mathrm{SEL}}=2.5 \mathrm{~V})$ and the input signal range is 0 V to $\mathrm{V}_{\mathrm{CC}}$, the maximum output signal will, as before, be clamped to within a voltage threshold below the $\mathrm{V}_{\mathrm{CC}}$ supply. In this case, the output will be limited to approximately 1.8 V , as shown in Figure 8.


Figure 7. 2.5 V to 1.8 V Voltage Translation, $\overline{\mathrm{SEL}}=2.5 \mathrm{~V} C C$


Figure 8. 2.5 V to 1.8 V Voltage Translation, $\overline{S E L}=V_{C C}$

### 3.3 V to 1.8 V Translation

The ADG3249 offers the option of interfacing between a 3.3 V device and a 1.8 V device. This is possible through use of the $\overline{\text { SEL }}$ pin. The $\overline{\text { SEL }}$ pin is an active low control pin. $\overline{\text { SEL }}$ activates internal circuitry in the ADG3242 that allows voltage translation between 3.3 V devices and 1.8 V devices.

When $\mathrm{V}_{\mathrm{CC}}$ is 3.3 V and the input signal range is 0 V to $\mathrm{V}_{\mathrm{CC}}$, the maximum output signal will be clamped to 1.8 V , as shown in Figure 9. To do this, the $\overline{\text { SEL }}$ pin must be tied to Logic 0. If $\overline{\mathrm{SEL}}$ is unused, it should be tied directly to $\mathrm{V}_{\mathrm{CC}}$.


Figure 9. 3.3 V to 1.8 V Voltage Translation, $\overline{S E L}=0 \mathrm{~V}$


Figure 10. 3.3 V to 1.8 V Voltage Translation, $\overline{S E L}=0 \mathrm{~V}$

## ADG3249

## Analog Switching

Bus switches can be used in many analog switching applications, for example, video graphics. Bus switches can have lower on resistance, smaller ON and OFF channel capacitance, and thus improved frequency performance than their analog counterparts. The bus switch channel itself, consisting solely of an NMOS switch, limits the operating voltage (see TPC 1 for a typical plot), but in many cases, this does not present an issue.

## Multiplexing

Many systems, such as docking stations and memory banks, have a large number of common bus signals. Common problems faced by designers of these systems include

- Large delays caused by capacitive loading of the bus
- Noise due to simultaneous switching of the address and data bus signals
Figure 11 shows an array of memory banks in which each address and data signal is loaded by the sum of the individual loads. If a bus switch is used as shown in Figure 12, the output load on the memory address and data bits is halved. The speed at which the selected bank's data can flow is much improved because the capacitance loading is halved and the switches introduce negligible propagation delay. Bus noise is also reduced.


## High Impedance during Power-Up/Power-Down

To ensure the high impedance state during power-up or powerdown, $\overline{\mathrm{EN}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pull-up resistor; the minimum value of the resistor is determined by the currentsinking capability of the driver.


Figure 11. All Memory Banks Are Permanently Connected to the Bus


Figure 12. ADG3249 Used to Reduce Both Access Time and Noise

## OUTLINE DIMENSIONS

## 8-Lead Small Outline Transistor Package [SOT-23] <br> (RJ-8) <br> Dimensions shown in millimeters



